

Notice of References Cited	Application/Control No. 10/757,415		Applicant(s)/Patent Under Reexamination KANEKO ET AL.	
	Examiner Ayal I. Sharon		Art Unit 2123	Page 1 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,505,332 B1	01-2003	Oda, Noriaki	716/12
*	B	US-2004/0228186 A1	11-2004	Kadota, Kenichi	365/202
*	C	US-6,975,953 B2	12-2005	Kadota, Kenichi	702/117
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP 2004259894 A	09-2004	Japan	KADOTA, KENICHI	
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Muddu, S. et al. "Repeater and Interconnect Strategies for High-Performance Physical Designs." Proc. XI Brazilian Symposium on IC Design. Sept.30 – Oct.3, 1998. pp.226-231.
	V	Sakanushi, K. et al. "The Quarter-State-Sequence Floorplan Representation." IEEE Transactions on Circuits and Systems I. Mar. 2003. Vol.50, Issue 3, pp.376-386.
	W	Hung, W.-L. et al. "Interconnect and Thermal-aware Floorplanning for 3D microprocessors." 7th Int'l Symposium on Quality Electronic Design (ISQED '06). Mar.27-29, 2006.
	X	Sarrafzadeh, M. et al. "Single-layer Global Routing." IEEE Transactions on CAD of IC Circuits and Systems. Jan.1994. Vol.13, Issue 1, pp.38-47.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited	Application/Control No. 10/757,415	Applicant(s)/Patent Under Reexamination KANEKO ET AL.	
	Examiner Ayal I. Sharon	Art Unit 2123	Page 2 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Venkatesan, R. et al. "Optimal n-tier Multilevel Interconnect Architectures for Gigascale Integration (GSI)." IEEE Transactions on VLSI Systems. Dec. 2001. Vol.9, Issue 6, pp.899-912.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.